

# Ultra-Compact, 1.5A Thermoelectric Cooler (TEC) Controller

## GENERAL DESCRIPTION

The SLM8833A is a monolithic TEC controller with an integrated TEC controller. It has a linear power stage and a pulse-width modulation (PWM) power stage.

The linear controller works with the PWM driver to control the internal power MOSFETs in an H-bridge configuration. Depending on the control voltage at the CONT input, the SLM8833A drives current through a TEC to settle the temperature of a laser diode or a passive component attached to the TEC module to the programmed target temperature.

The control voltage applied to the CONT input pin is generated by a digital-to-analog converter (DAC) closing the digital proportional, integral, derivative (PID) loop of temperature control system.

The internal 2.50 V reference voltage provides a 1% accurate output that is used to bias a thermistor temperature sensing bridge as well as a voltage divider network to program the maximum TEC current and voltage limits for both the heating and cooling modes. It can also be a reference voltage for the DAC and the temperature sensing circuit, including a thermistor bridge and an analog-to-digital converter (ADC).

## FEATURES

- Integrated super low  $R_{DS(ON)}$  MOSFETs for the TEC controller
- High efficiency single inductor architecture
- TEC voltage and current operation monitoring
- No external sense resistor required
- Independent TEC heating and cooling current limit settings
- Programmable maximum TEC voltage
- 2.0 MHz PWM driver switching frequency
- External synchronization
- 2.50 V reference output with 1% accuracy
- Digital thermal control loop compatible
- Available in a 25-ball, 2.5 mm × 2.5 mm WLCSP or in a 24-lead, 4 mm × 4 mm QFN

## APPLICATIONS

- Switching mode power supplies
- DC-to-DC converters
- Motor Control, solar power
- Gate driver for emerging wide band-gap power devices such as GaN

## SYSTEM BLOCK DIAGRAM




Figure 1. TEC System Block Diagram

TYPICAL APPLICATION CIRCUIT




Figure 2. Typical Application Circuit with Digital PID Compensation in a Temperature Control Loop




Figure 3. TEC Controller in a Digital Temperature Control Loop (WLCSP)

**Table of Contents**

General Description.....	1
Features.....	1
Applications.....	1
System Block Diagram .....	1
Typical Application Circuit.....	2
Pin Configuration .....	4
Pin Description .....	4
Ordering Information .....	5
Absolute Maximum Ratings .....	6
Recommended Operation Conditions .....	6
Qualification Ratings .....	6
Thermal Information.....	6
Electrical Characteristics .....	7
Typical Performance Characteristics .....	11
Application Information .....	13
Digital Pid Control.....	13
Powering The Controller.....	13
Enable And Shutdown .....	13
Oscillator Clock Frequency.....	13
External Clock Operation.....	14
Connecting Multiple SLM8833A Devices .....	14
Soft Start On Power-Up.....	14
Tec Voltage/Current Monitor .....	14
Voltage Monitor .....	14
Current Monitor.....	14
Maximum Tec Voltage Limit .....	15
Using A Resistor Divider To Set The Tec Voltage Limit.....	15
Maximum Tec Current Limit .....	15
Using A Resistor Divider To Set The Tec Current Limit.....	15
Classification Reflow Profiles.....	16
Package Case Outlines .....	17
Revision History .....	18

**PIN CONFIGURATION**

Package	25-ball, 2.5 mm × 2.5 mm WLCSP	24-lead, 4 mm × 4 mm QFN
<b>Pin Configuration (Top View)</b>	<p style="text-align: center;"><b>SLM8833A TOP VIEW (Not to Scale)</b></p>	<p style="text-align: center;"><b>SLM8833A TOP VIEW (Not to Scale)</b></p>

**PIN DESCRIPTION**

Pin No.		Pin Name	Description
WLCSP	QFN		
A1, A2	18, 19	PGNDL	Power Ground of the Linear TEC Controller.
A3 to A5, B3, B4	1, 20 to 24	DNC	Do Not Connect. Don't connect to pins.
B1, B2	17	LDR	Output of the Linear TEC Controller.
B5	3	VLIM/SD	Voltage Limit/Shutdown. This pin sets the cooling and heating TEC voltage limits. When this pin is pulled low, the device shuts down.
C1, C2	N/A	PVIN	Power Input for the TEC Controller.
N/A <sup>1</sup>	16	PVINL	Power Input for the Linear TEC Driver.
N/A <sup>1</sup>	15	PVINS	Power Input for the PWM TEC Driver.
C3	11	ITEC	TEC Current Output.
C4	2	CONT	Control Input of the TEC Driver. Apply a control signal from the DAC to this pin to close the thermal loop.
C5	4	ILIM	Current Limit. This pin sets the TEC cooling and heating current limits.
D1, D2	14	SW	Switch Node Output of the PWM TEC Controller.
D3	9	VTEC	TEC Voltage Output.
D4	8	EN/SY	Enable/Synchronization. Set this pin high to enable the device. An external synchronization clock input can be applied to this pin.

Pin No.		Pin Name	Description
WLCSP	QFN		
D5	5	VDD	Power for the Controller Circuits.
E1, E2	12, 13	PGNDS	Power Ground of the PWM TEC Controller.
E3	10	SFB	Feedback of the PWM TEC Controller Output.
E4	7	AGND	Signal Ground.
E5	6	VREF	2.5 V Reference Output.
N/A	0	EPAD	Exposed Pad. Solder to the analog ground plane on the board.

## ORDERING INFORMATION

Order Part No.	Package	QTY
SLM8833AFA-7G	25-ball, 2.5 mm x 2.5 mm WLCSP	500/Reel
SLM8833AEC	24-lead, 4 mm x 4 mm QFN	1000/Reel

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Description	Min	Max	Unit
V <sub>PVIN</sub>	PVIN to PGNDL / PGNDS (WLCSP)	-0.3	6.0	V
V <sub>PVINL</sub> , V <sub>PVINS</sub>	PVINL to PGNDL; PVINS to PGNDS (QFN)	-0.3	6.0	V
V <sub>LDR</sub>	LDR to PGNDL (WLCSP)	-0.3	V <sub>PVIN</sub>	V
	LDR to PGNDL (QFN)	-0.3	V <sub>PVINL</sub>	V
V <sub>SW</sub>	SW to PGNDS	-0.3	6.0	V
V <sub>SFB</sub> , V <sub>SW</sub>	SFB / VLIM/SD / ILIM /CONT/ EN/SY to AGND	-0.3	V <sub>VDD</sub>	V
V <sub>GND</sub>	AGND to PGNDL / PGNDS	-0.3	0.3	V
V <sub>VDD</sub> , V <sub>ITEC</sub> ,	VDD / ITEC / VTEC to AGND	-0.3	6.0	V
V <sub>VREF</sub>	VREF to AGND	-0.3	3.0	V
I <sub>VREF</sub>	VREF Current		20	mA
I <sub>ITEC</sub>	ITEC Current		50	mA
I <sub>VTEC</sub>	VTEC Current		50	mA
T <sub>J</sub>	Junction temperature		150	°C
T <sub>STG</sub>	Storage temperature range	-65	150	°C

**Note:**

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATION CONDITIONS**

Symbol	Description	Min	Max	Unit
V <sub>PVIN</sub>	Driver supply voltage range (WLCSP)	2.7	5.5	V
V <sub>PVINL</sub> , V <sub>PVINS</sub>	Driver supply voltage range (QFN)	2.7	5.5	V
V <sub>VDD</sub>	Controller Supply Voltage	2.7	5.5	V
T <sub>J</sub>	Operation junction temperature	-40	125	°C

**QUALIFICATION RATINGS**

Symbol	Description	Value	Unit
V <sub>ESD</sub>	HBM	2000	V
	MM	200	V
	CDM	1500	V
I <sub>LU</sub>	Latch-up	100	mA

**THERMAL INFORMATION**

Symbol	Description	Value	Unit
R <sub>TH-JA</sub>	Junction to Ambient (WLCSP)	48	°C/W
	Junction to Ambient (QFN)	37	°C/W
R <sub>TH-JC</sub>	Junction to Case (WLCSP)	0.6	°C/W
	Junction to Case (QFN)	1.65	°C/W

**ELECTRICAL CHARACTERISTICS**

Test condition is  $V_{PVIN} = V_{VDD} = 5V$ ,  $V_{PVINL} = V_{PVINS} = V_{VDD} = 5V$ ,  $T_J = -40^{\circ}C \sim +125^{\circ}C$  for minimum/maximum specifications, and  $T_A = 25^{\circ}C$  for typical specifications, unless otherwise specified.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
<b>Power Supply</b>						
$I_{VDD}$	Supply Current	PWM switching		12		mA
$I_{SD}$	Shutdown Current	EN/SY = AGND or VLIM/SD = AGND		350	700	$\mu A$
UVLO	Under Voltage Lockout Threshold	$V_{VDD}$ Rising	2.45	2.55	2.65	V
	Under Voltage Lockout Hysteresis		80	90	100	mV
<b>Reference Voltage</b>						
$V_{VREF}$	Reference Voltage	$I_{VREF} = 0$ mA to 10 mA	2.475	2.50	2.525	V
<b>Linear Output</b>						
$V_{LDR}$	Output Voltage Low	$I_{LDR} = 0$ A		0		V
	Output Voltage High			$V_{PVIN}$		
$I_{LDR\_SOURCE}$	Maximum Source Current	$T_J = -40^{\circ}C$ to $+105^{\circ}C$	1.5			A
		$T_J = -40^{\circ}C$ to $+125^{\circ}C$	1.2			
$I_{LDR\_SINK}$	Maximum Sink Current	$T_J = -40^{\circ}C$ to $+105^{\circ}C$			1.5	A
		$T_J = -40^{\circ}C$ to $+125^{\circ}C$			1.2	
$R_{DSON\_PMOS}$	P-MOSFET ON Resistance ( $I_{LDR} = 0.6$ A)	WLCSP, $V_{PVIN} = 5.0$ V		28	35	m $\Omega$
		WLCSP, $V_{PVIN} = 3.3$ V		31	38	
		QFN, $V_{PVIN} = 5.0$ V		50	65	
		QFN, $V_{PVIN} = 3.3$ V		53	70	
$R_{DSON\_NMOS}$	N-MOSFET ON Resistance ( $I_{LDR} = 0.6$ A)	WLCSP, $V_{PVIN} = 5.0$ V		21	30	m $\Omega$
		WLCSP, $V_{PVIN} = 3.3$ V		23	35	
		QFN, $V_{PVIN} = 5.0$ V		37	55	
		QFN, $V_{PVIN} = 3.3$ V		40	65	
$I_{LDR\_P\_LKG}$	P-MOSFET Leakage Current			0.1	10	$\mu A$
$I_{LDR\_N\_LKG}$	N-MOSFET Leakage Current			0.1	10	$\mu A$
ALDR	Linear Amplifier Gain			40		V/V
$I_{LDR\_SH\_GNDL}$	LDR Short-Circuit Threshold	LDR short to PGNDL, enter hiccup		2.2		A
$I_{LDR\_SH\_PVIN(L)}$	LDR Short-Circuit Threshold	LDR short to PVIN, enter hiccup		-2.2		A
$T_{HICCUP}$	Hiccup Cycle			15		ms
<b>PWM Output</b>						
$V_{SFB}$	Output Voltage Low	$I_{SFB} = 0$ A		$0.06 \times V_{PVIN}$		V

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
	Output Voltage High			0.93 x $V_{PVIN}$		
$I_{SW\_SOURCE}$	Maximum Source Current	$T_J = -40^{\circ}\text{C to } +105^{\circ}\text{C}$	1.5			A
		$T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	1.2			
$I_{SW\_SINK}$	Maximum Sink Current	$T_J = -40^{\circ}\text{C to } +105^{\circ}\text{C}$			1.5	A
		$T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			1.2	
$R_{DSON\_PMOS}$	P-MOSFET ON Resistance ( $I_{LDR} = 0.6\text{ A}$ )	WLCSP, $V_{PVIN} = 5.0\text{ V}$		47	65	m $\Omega$
		WLCSP, $V_{PVIN} = 3.3\text{ V}$		60	80	
		QFN, $V_{PVIN} = 5.0\text{ V}$		60	80	
		QFN, $V_{PVIN} = 3.3\text{ V}$		70	95	
$R_{DSON\_NMOS}$	N-MOSFET ON Resistance ( $I_{LDR} = 0.6\text{ A}$ )	WLCSP, $V_{PVIN} = 5.0\text{ V}$		40	60	m $\Omega$
		WLCSP, $V_{PVIN} = 3.3\text{ V}$		45	65	
		QFN, $V_{PVIN} = 5.0\text{ V}$		45	75	
		QFN, $V_{PVIN} = 3.3\text{ V}$		55	85	
$I_{LDR\_P\_LKG}$	P-MOSFET Leakage Current			0.1	10	$\mu\text{A}$
$I_{LDR\_N\_LKG}$	N-MOSFET Leakage Current			0.1	10	$\mu\text{A}$
$t_{SW\_R}$	SW Node Rise Time	$C_{SW} = 1\text{ nF}$		1		ns
$D_{SW}$	PWM Duty Cycle		6		93	%
$I_{SFB}$	SFB Input Bias Current			1	2	$\mu\text{A}$
<b>PWM Oscillator</b>						
$f_{OSC}$	Internal Oscillator Frequency	EN/SY high	1.85	2.0	2.15	MHz
$V_{EN/SY\_ILOW}$	EN/SY Input Voltage Low				0.8	V
$V_{EN/SY\_IHIGH}$	EN/SY Input Voltage High		2.1			V
$f_{SYNC}$	External Synchronization Frequency		1.85		3.25	MHz
$D_{SYNC}$	Synchronization Pulse Duty Cycle		10		90	%
$t_{SYNC\_PWM}$	EN/SY Rising to PWM Rising Delay			50		ns
$t_{SY\_LOCK}$	EN/SY to PWM Lock Time	Number of SYNC cycles			10	Cycle s
$I_{EN/SY}$	EN/SY Input Current			0.3	0.5	$\mu\text{A}$
$I_{PULL-DOWN}$	Pull-Down Current			0.3	0.5	$\mu\text{A}$
<b>TEC Current Limit</b>						
$V_{ILIMC}$	ILIM Input Voltage Range Cooling		1.3		$V_{VREF} - 0.2$	V
$V_{ILIMH}$	ILIM Input Voltage Range Heating		0.2		1.2	V
$V_{ILIMC\_TH}$	Current-Limit Threshold Cooling	$V_{ITEC} = 0.5\text{ V}$	1.98	2.0	2.02	V
$V_{ILIMH\_TH}$	Current-Limit Threshold Heating	$V_{ITEC} = 2\text{ V}$	0.48	0.5	0.52	V
$I_{ILIMH}$	ILIM Input Current Heating		-0.2		+0.2	$\mu\text{A}$

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
I <sub>LIMC</sub>	ILIM Input Current Cooling	Sourcing current	37.5	40	42.5	μA
I <sub>COOL_HEAT_TH</sub>	Cooling to Heating Current Detection Threshold			40		mA
<b>TEC Voltage Limit</b>						
A <sub>VLIM</sub>	Voltage Limit Gain	$(V_{DRL} - V_{SFB})/V_{VLIM}$		2		V/V
V <sub>LIM</sub>	VLIM/SD Input Voltage Range		0.2		V <sub>VDD</sub> /2	V
I <sub>LIMC</sub>	VLIM/SD Input Current Cooling	V <sub>OUT2</sub> < V <sub>VREF</sub> /2	-0.2		+0.2	μA
I <sub>LIMH</sub>	VLIM/SD Input Current Heating	V <sub>OUT2</sub> > V <sub>VREF</sub> /2, sinking current	8	10	12	μA
<b>TEC Current Measurement (WLCSP)</b>						
R <sub>CS</sub>	Current Sense Gain	V <sub>PVIN</sub> = 3.3 V		0.525		V/A
		V <sub>PVIN</sub> = 5 V		0.525		V/A
I <sub>LDR_ERROR</sub>	Current Measurement Accuracy	700mA ≤ I <sub>LDR</sub> ≤ 1 A, V <sub>PVIN</sub> = 3.3 V	-10		+10	%
		800mA ≤ I <sub>LDR</sub> ≤ 1 A, V <sub>PVIN</sub> = 5 V	-10		+10	%
V <sub>ITEC @_700mA</sub>	ITEC Voltage Accuracy	V <sub>PVIN</sub> = 3.3 V, cooling, V <sub>VREF</sub> /2 + I <sub>LDR</sub> × R <sub>CS</sub>	1.597	1.618	1.649	V
V <sub>ITEC @_700mA</sub>		V <sub>PVIN</sub> = 3.3 V, heating, V <sub>VREF</sub> /2 - I <sub>LDR</sub> × R <sub>CS</sub>	0.846	0.883	0.891	V
V <sub>ITEC @_800mA</sub>		V <sub>PVIN</sub> = 5 V, cooling, V <sub>VREF</sub> /2 + I <sub>LDR</sub> × R <sub>CS</sub>	1.657	1.678	1.718	V
V <sub>ITEC @_800mA</sub>		V <sub>PVIN</sub> = 5 V, heating, V <sub>VREF</sub> /2 - I <sub>LDR</sub> × R <sub>CS</sub>	0.783	0.822	0.836	V
<b>TEC Current Measurement (QFN)</b>						
R <sub>CS</sub>	Current Sense Gain	V <sub>PVIN</sub> = 3.3 V		0.525		V/A
		V <sub>PVIN</sub> = 5 V		0.525		V/A
I <sub>LDR_ERROR</sub>	Current Measurement Accuracy	700mA ≤ I <sub>LDR</sub> ≤ 1 A, V <sub>PVIN</sub> = 3.3 V	-15		+15	%
		800mA ≤ I <sub>LDR</sub> ≤ 1 A, V <sub>PVIN</sub> = 5 V	-15		+15	%
V <sub>ITEC @_700mA</sub>	ITEC Voltage Accuracy	V <sub>PVIN</sub> = 3.3 V, cooling, V <sub>VREF</sub> /2 + I <sub>LDR</sub> × R <sub>CS</sub>	1.374	1.618	1.861	V
V <sub>ITEC @_700mA</sub>		V <sub>PVIN</sub> = 3.3 V, heating, V <sub>VREF</sub> /2 - I <sub>LDR</sub> × R <sub>CS</sub>	0.750	0.883	1.015	V
V <sub>ITEC @_800mA</sub>		V <sub>PVIN</sub> = 5 V, cooling, V <sub>VREF</sub> /2 + I <sub>LDR</sub> × R <sub>CS</sub>	1.419	1.678	1.921	V
V <sub>ITEC @_800mA</sub>		V <sub>PVIN</sub> = 5 V, heating, V <sub>VREF</sub> /2 - I <sub>LDR</sub> × R <sub>CS</sub>	0.705	0.830	0.955	V

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
V <sub>ITEC</sub>	ITEC Voltage Output Range	I <sub>TEC</sub> = 0 A	0		V <sub>VREF</sub> - 0.05	V
V <sub>ITEC_BIAS</sub>	ITEC Bias Voltage	I <sub>LDR</sub> = 0 A	1.215	1.250	1.285	V
I <sub>ITEC_Max</sub>	Maximum ITEC Output Current		-2		+2	mA
<b>TEC Voltage Measurement</b>						
A <sub>VTEC</sub>	Voltage Sense Gain		0.24	0.25	0.26	V/V
V <sub>VTEC_@_1_V</sub>	Voltage Measurement Accuracy	V <sub>LDR</sub> - V <sub>SFB</sub> = 1 V, V <sub>VREF</sub> /2 + A <sub>VTEC</sub> × (V <sub>LDR</sub> - V <sub>SFB</sub> )	1.475	1.500	1.525	V
V <sub>VTEC</sub>	VTEC Output Voltage Range		0.005		2.625	V
V <sub>VTEC_B</sub>	VTEC Bias Voltage	V <sub>LDR</sub> = V <sub>SFB</sub>	1.225	1.250	1.275	V
I <sub>VTEC_Max</sub>	Maximum VTEC Output Current		-2		+2	mA
<b>Internal Soft Start</b>						
t <sub>SS</sub>	Soft Start Time			80		ms
<b>VLIM/SD SHUTDOWN</b>						
V <sub>VLIM/SD_THL</sub>	VLIM/SD Low Voltage Threshold				0.07	V
<b>Thermal SHUTDOWN</b>						
T <sub>SHDN_TH</sub>	Thermal Shutdown Threshold			170		°C
T <sub>SHDN_HYS</sub>	Thermal Shutdown Hysteresis			17		°C

**TYPICAL PERFORMANCE CHARACTERISTICS**

T<sub>A</sub> = 25°C, unless otherwise specified.




Figure 4. Efficiency vs. ITEC at VIN=3.3V in Cooling Mode




Figure 5. Efficiency vs. ITEC at VIN=3.3V in Heating Mode




Figure 6. Efficiency vs. ITEC at VIN=3.3V and 5.0V with 2Ω Load in Cooling Mode




Figure 7. Efficiency vs. ITEC at VIN=3.3V and 5.0V with 2Ω Load in Heating Mode




Figure 8. Soft Start into Cooling Mode  
(VIN=3.3V with 5Ω load)

CH2: LDR (TEC+), CH3: SFB (TEC-), CH4: ITEC




Figure 9. Soft Start into Heating Mode  
(VIN=3.3V with 5Ω load)

CH2: LDR (TEC+), CH3: SFB (TEC-), CH4: ITEC




Figure 10. Cooling to Heating Transient

CH2: LDR (TEC+), CH3: SFB (TEC-), CH4: ITEC




Figure 11. Zero Crossing TEC Current Zoom-in from Heating to Cooling

CH2: LDR (TEC+), CH3: SFB (TEC-), CH4: ITEC




Figure 12. Zero Crossing TEC Current Zoom-in from Cooling to Heating

CH2: LDR (TEC+), CH3: SFB (TEC-), CH4: ITEC

## APPLICATION INFORMATION

The SLM8833A is a single chip TEC controller that sets and stabilizes a TEC temperature. A control voltage from a DAC applied to the CONT input pin of the SLM8833A corresponds to the temperature setpoint of the target object attached to the TEC. The SLM8833A controls an internal FET H-bridge whereby the direction of the current fed through the TEC can be either positive (for cooling mode), to pump heat away from the object attached to the TEC, or negative (for heating mode), to pump heat into the object attached to the TEC. Temperature is measured with a thermal sensor attached to the target object and the sensed temperature (voltage) is fed back to an ADC to complete a closed digital thermal control loop of the TEC. For the best overall stability, couple the thermal sensor close to the TEC. In most laser diode modules, a TEC and a NTC thermistor are already mounted in the same package to regulate the laser diode temperature.

The TEC is differentially driven in an H-bridge configuration. The SLM8833A drives its internal MOSFET transistors to provide the TEC current. To provide good power efficiency and zero crossing quality, only one side of the H-bridge uses a PWM driver. Only one inductor and one capacitor are required to filter out the switching frequency. The other side of the H-bridge uses a linear output without requiring any additional circuitry. This proprietary configuration allows the SLM8833A to provide efficiency of >90%. For most applications, a 1  $\mu$ H inductor, a 10  $\mu$ F capacitor, and a switching frequency of 2 MHz maintain less than 1% of the worst-case output voltage ripple across a TEC.

The maximum voltage across the TEC and the current flowing through the TEC are set by using the VLIM/SD and ILIM pins. The maximum cooling and heating currents can be set independently to allow asymmetric heating and cooling limits. For additional details, see the MAXIMUM TEC VOLTAGE LIMIT section and the MAXIMUM TEC CURRENT LIMIT section.

### DIGITAL PID CONTROL

The SLM8833A is used in a software controlled PID loop. An amplifier conditions the signal from the thermistor and connects to an external temperature measurement ADC. The signal from an external DAC that controls the temperature setpoint is applied to the CONT input pin.

### POWERING THE CONTROLLER

The SLM8833A operates at an input voltage range of 2.7 V to 5.5 V that is applied to the VDD pin and the PVIN pin for the WLCSP (the PVINS pin and PVINL pin for the LFCSP). The VDD pin is the input power for the driver and internal reference. The PVIN input power pins are combined for both the linear and the

switching driver. Apply the same input voltage to all power input pins: VDD and PVIN. In some circumstances, an RC lowpass filter can be added optionally between the PVIN for the WLCSP (PVINS and PVINL for the LFCSP) and VDD pins to prevent high frequency noise from entering VDD, as shown in Figure 3. The capacitor and resistor values are typically 10 $\Omega$  and 100nF, respectively. When configuring power supply to the SLM8833A, keep in mind that at high current loads, the input voltage may drop substantially due to a voltage drop on the wires between the front-end power supply and the PVIN for the WLCSP (PVINS and PVINL for the LFCSP) pin. Leave a proper voltage margin when designing the front-end power supply to maintain the performance. Minimize the trace length from the power supply to the PVIN for the WLCSP (PVINS and PVINL for the LFCSP) pin to help mitigate the voltage drop.

### ENABLE AND SHUTDOWN

To enable the SLM8833A, apply a logic high voltage to the EN/SY pin while the voltage at the VLIM/SD pin is above the maximum shutdown threshold of 0.07 V. If either the EN/SY pin voltage is set to logic low or the VLIM/SD voltage is below 0.07 V, the controller goes into an ultralow current state. The current drawn in shutdown mode is 350  $\mu$ A typically. Most of the current is consumed by the VREF circuit block, which is always on even when the device is disabled or shut down. The device can also be enabled when an external synchronization clock signal is applied to the EN/SY pin, and the voltage at VLIM/SD input is above 0.07 V. Table 1 shows the combinations of the two input signals that are required to enable the SLM8833A.

Table 1. Enable Pin Combinations

EN/SY Input	VLIM/SD Input	Controller
>2.1 V	>0.07 V	Enabled
Switching between high >2.1 V and low < 0.8 V	>0.07 V	Enabled
<0.8 V	No effect <sup>1</sup>	Shutdown
Floating	No effect <sup>1</sup>	Shutdown
No effect <sup>1</sup>	$\leq$ 0.07 V	Shutdown

<sup>1</sup> No effect means this signal has no effect in shutting down or in enabling the device.

### OSCILLATOR CLOCK FREQUENCY

The SLM8833A has an internal oscillator that generates a 2.0 MHz switching frequency for the PWM output stage. This oscillator is active when the enabled voltage at the EN/SY pin is set to a logic level higher than 2.1 V and the VLIM/SD pin voltage is greater than the shutdown threshold of 0.07 V.

**External Clock Operation**

The PWM switching frequency of the SLM883 can be synchronized to an external clock from 1.85 MHz to 3.25 MHz, applied to the EN/SY input pin as shown on Figure 13.




Figure 13. Synchronize to an External Clock

**Connecting Multiple SLM8833A Devices**

Multiple SLM883 devices can be driven from a single master clock signal by connecting the external clock source to the EN/SY pin of each slave device. The input ripple can be greatly reduced by operating the SLM8833A devices 180° out of phase from each other by placing an inverter at one of the EN/SY pins as shown in Figure 14.




Figure 14. Multiple SLM8833A Devices Driven from a Master Clock

**SOFT START ON POWER-UP**

The SLM8833A has an internal soft start circuit that generates a ramp with a typical 80ms profile to minimize inrush current during power-up. The settling time and the final voltage across the TEC depends on the TEC voltage required by the control voltage of voltage loop. The higher the TEC voltage is, the longer it requires to be built up.

When the SLM8833A is first powered up, the linear side discharges the output of any pre-bias voltage. As soon as the pre-bias is eliminated, the soft start cycle begins. During the soft start cycle, both the PWM and linear outputs track the internal soft start ramp until they reach midscale, where the control voltage,  $V_C$ , is equal to the bias voltage,  $V_B$ . From the midscale voltage, the PWM and linear outputs are then controlled by  $V_C$  and diverge from each other until the required differential voltage is developed across the TEC or the differential voltage reaches the voltage limit. The voltage developed across the TEC depends on the control point at that moment in time. Figure 15 shows an example of the soft start in cooling mode. Note that, as both the LDR and SFB voltages increase with the soft start ramp and approach  $V_B$ , the ramp slows down to avoid possible current overshoot at the point where the TEC voltage starts to build up.




Figure 15. Soft Start Profile in Cooling Mode

**TEC VOLTAGE/CURRENT MONITOR**

The TEC real-time voltage and current are detectable at VTEC and ITEC, respectively.

**Voltage Monitor**

VTEC is an analog voltage output pin with a voltage proportional to the actual voltage across the TEC. A center VTEC voltage of 1.25 V corresponds to 0 V across the TEC. Convert the voltage at VTEC and the voltage across the TEC using the following equation:

$$V_{VTEC} = 1.25 V + 0.25 \times (V_{LDR} - V_{SFB})$$

**Current Monitor**

ITEC is an analog voltage output pin with a voltage proportional to the actual current through the TEC. A center ITEC voltage of 1.25 V corresponds to 0 A

through the TEC. Convert the voltage at I<sub>TEC</sub> and the current through the TEC using the following equations:

$$V_{ITEC\_COOLING} = 1.25\text{ V} + I_{LDR} \times R_{CS}$$

where the current sense gain ( $R_{CS}$ ) is 0.525 V/A.

$$V_{ITEC\_HEATING} = 1.25\text{ V} - I_{LDR} \times R_{CS}$$

**MAXIMUM TEC VOLTAGE LIMIT**

The maximum TEC voltage is set by applying a voltage divider at the VLIM/SD pin to protect the TEC. The voltage limiter operates bidirectionally and allows the cooling limit to be different from the heating limit.

**Using a Resistor Divider to Set the TEC Voltage Limit**

Separate voltage limits are set using a resistor divider. The internal current sink circuitry connected to VLIM/SD draws a current when the SLM8833A drives the TEC in a heating direction, which lowers the voltage at VLIM/SD. The current sink is not active when the TEC is driven in a cooling direction; therefore, the TEC heating voltage limit is always lower than the cooling voltage limit.




Figure 16. Using a Resistor Divider to Set the TEC Voltage Limit

Calculate the cooling and heating limits using the following equations:

$$V_{VLIM\_COOLING} = V_{REF} \times R_{V2} / (R_{V1} + R_{V2})$$

where  $V_{REF} = 2.5\text{ V}$ .

$$V_{VLIM\_HEATING} = V_{VLIM\_COOLING} - I_{SINK\_VLIM} \times R_{V1} // R_{V2}$$

where  $I_{SINK\_VLIM} = 10\ \mu\text{A}$ .

$$V_{TEC\_MAX\_COOLING} = V_{VLIM\_COOLING} \times A_{VLIM}$$

where  $A_{VLIM} = 2\text{ V/V}$ .

$$V_{TEC\_MAX\_HEATING} = V_{VLIM\_HEATING} \times A_{VLIM}$$

**MAXIMUM TEC CURRENT LIMIT**

To protect the TEC, separate maximum TEC current limits in cooling and heating directions are set by applying a voltage combination at the ILIM pin.

**Using a Resistor Divider to Set the TEC Current Limit**

The internal current sink circuitry connected to ILIM draws a 40 µA current when the SLM8833A drives the TEC in a cooling direction, which allows a high cooling current. Use the following equations to calculate the maximum TEC currents:

$$V_{ILIM\_HEATING} = V_{REF} \times R_{C2} / (R_{C1} + R_{C2})$$

where  $V_{REF} = 2.5\text{ V}$ .

$$V_{ILIM\_COOLING} = V_{ILIM\_HEATING} + I_{SINK\_ILIM} \times R_{C1} // R_{C2}$$

where  $I_{SINK\_ILIM} = 40\ \mu\text{A}$ .

$$I_{TEC\_MAX\_COOLING} = \frac{V_{ILIM\_COOLING} - 1.25\text{ V}}{R_{CS}}$$

where  $R_{CS} = 0.525\text{ V/A}$ .

$$I_{TEC\_MAX\_HEATING} = \frac{1.25\text{ V} - V_{ILIM\_HEATING}}{R_{CS}}$$

$V_{ILIM\_HEATING}$  must not exceed 1.2 V and  $V_{ILIM\_COOLING}$  must be more than 1.3 V to leave proper margins between the heating and the cooling modes.




Figure 17. Using a Resistor Divider to Set the TEC Current Limit

**CLASSIFICATION REFLOW PROFILES**

Profile Feature	Pb-Free Assembly
Preheat & Soak Temperature min (T <sub>smin</sub> ) Temperature max (T <sub>smax</sub> ) Time (T <sub>smin</sub> to T <sub>smax</sub> ) (t <sub>s</sub> )	150°C 200°C 60-120 seconds
Average ramp-up rate (T <sub>smax</sub> to T <sub>p</sub> )	3°C/second max.
Liquidous temperature (T <sub>L</sub> ) Time at liquidous (t <sub>L</sub> )	217°C 60-150 seconds
Peak package body temperature (T <sub>p</sub> )*	Max 260°C
Time (t <sub>p</sub> )** within 5°C of the specified classification temperature (T <sub>c</sub> )	Max 30 seconds
Average ramp-down rate (T <sub>p</sub> to T <sub>smax</sub> )	6°C/second max.
Time 25°C to peak temperature	8 minutes max.




Figure 18. Classification Profile

**PACKAGE CASE OUTLINES**




Figure 19. 25 ball, 2.5mm x 2.5mm WLCSP Outline Dimensions




Figure 20. 24 Lead, 4mm x 4mm QFN Outline Dimensions

**REVISION HISTORY**

Note: page numbers for previous revisions may differ from page numbers in current version

<b>Page or Item</b>	<b>Subjects (major changes since previous revision)</b>
<b>Rev 1.0 datasheet, 2023-7-20</b>	
Whole datasheet	Initial datasheet released