

## 600V High and Low Side Driver

### PRODUCT SUMMARY

- $V_{\text{OFFSET}}$  600 V max.
- $I_{\text{O}+/-}$  2.5 A / 3 A
- $V_{\text{OUT}}$  10 V - 20 V
- $t_{\text{on/off}}$  (typ.) 170ns / 170ns


### GENERAL DESCRIPTION


The SiLM2186-AQ is a high voltage, high speed power MOSFET and IGBT drivers with independent high- and low-side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output, down to 3.3 V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross conduction. Propagation delays are matched to simplify use in high frequency applications. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high-side configuration which operates up to 600 V.

### FEATURES

- Floating channel designed for bootstrap operation
- Fully operational to +600 V
- Low  $V_{\text{CC}}$  operation
- Tolerant to negative transient voltage,  $dV/dt$  immune
- Gate drive supply range from 10 V to 20 V
- Undervoltage lockout for both channels
- 3.3 V, and 5 V logic compatible
- CMOS Schmitt-triggered inputs with pull-down
- Matched propagation delay for both channels
- Outputs in phase with inputs
- RoHS compliant
- SOP8 package
- AEC-Q 100 qualified for automotive

### TYPICAL APPLICATION CIRCUIT




**PIN CONFIGURATION**

**PIN DESCRIPTION**

No.	Pin	Description
1	HIN	Logic input for high-side gate driver output (HO), in phase
2	LIN	Logic input for low-side gate driver output (LO), in phase
3	COM	Low-side return
4	LO	Low-side gate drive output
5	V <sub>CC</sub>	Low-side and logic fixed supply
6	V <sub>s</sub>	High-side floating supply return
7	HO	High-side gate drive output
8	V <sub>B</sub>	High-side floating supply

**ORDERING INFORMATION**

Order Part No.	Package	QTY
SiLM2186CA-AQ	SOP8, Pb-Free	2500/Reel

**FUNCTIONAL BLOCK DIAGRAM**



**ABSOLUTE MAXIMUM RATINGS**

Symbol	Definition	Min.	Max.	Units
V <sub>B</sub>	High-side floating absolute voltage	-0.3	625	V
V <sub>S</sub>	High-side floating supply offset voltage	V <sub>B</sub> - 25	V <sub>B</sub> + 0.3	
V <sub>HO</sub>	High-side floating output voltage	V <sub>S</sub> - 0.3	V <sub>B</sub> + 0.3	
V <sub>CC</sub>	Low-side and logic fixed supply voltage	-0.3	25	
V <sub>LO</sub>	Low-side output voltage	-0.3	V <sub>CC</sub> + 0.3	
V <sub>IN</sub>	Logic input voltage (HIN & LIN)	-0.3	V <sub>CC</sub> + 0.3	
dV <sub>S</sub> /dt	Allowable offset supply voltage transient	---	50	V/ns
P <sub>D</sub>	Package power dissipation @ T <sub>A</sub> ≤ +25°C	---	0.625	W
θ <sub>JA</sub>	Thermal resistance, junction to ambient	---	200	°C/W
T <sub>J</sub>	Junction temperature	---	150	°C
T <sub>S</sub>	Storage temperature	-55	150	
T <sub>L</sub>	Lead temperature (soldering, 10 seconds)	---	300	

Note: Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

**RECOMMENDED OPERATION CONDITIONS**

Symbol	Definition	Min.	Max.	Units
V <sub>B</sub>	High-side floating absolute voltage	V <sub>S</sub> + 10	V <sub>S</sub> + 20	V
V <sub>S</sub>	High-side floating supply offset voltage		600	
V <sub>HO</sub>	High-side floating output voltage	V <sub>S</sub>	V <sub>B</sub>	
V <sub>CC</sub>	Low-side and logic fixed supply voltage	10	20	
V <sub>LO</sub>	Low-side output voltage	0	V <sub>CC</sub>	
V <sub>IN</sub>	Logic input voltage (HIN & LIN)	COM	V <sub>CC</sub>	
T <sub>A</sub>	Ambient temperature	- 40	125	°C

Note: The input/output logic timing diagram is shown Figure 1. For proper operation the device should be used within the recommended conditions. The V<sub>S</sub> offset rating is tested with all supplies biased at a 15 V differential.

**DYNAMIC ELECTRICAL CHARACTERISTICS**
 $V_{BIAS} (V_{CC}, V_{BS}) = 15 \text{ V}$ ,  $C_L = 1000 \text{ pF}$  and  $T_A = -40^\circ\text{C}$  to  $125^\circ\text{C}$  unless otherwise specified.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
$t_{on}$	Turn-on propagation delay	$V_S = 0 \text{ V}$	---	170	250	ns
$t_{off}$	Turn-off propagation delay	$V_S = 0 \text{ V}$	---	170	250	
$t_r$	Turn-on rise time		---	8	16	
$t_f$	Turn-off fall time		---	5	10	
MT	Delay matching, HS & LS turn-on/off		---	---	35	

**STATIC ELECTRICAL CHARACTERISTICS**
 $V_{BIAS} (V_{CC}, V_{BS}) = 15 \text{ V}$  and  $T_A = -40^\circ\text{C}$  to  $125^\circ\text{C}$  unless otherwise specified. The  $V_{IN}$ ,  $V_{TH}$ , and  $I_{IN}$  parameters are referenced to COM and are applicable to all three logic input leads: HIN and LIN. The  $V_O$  and  $I_O$  parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
$V_{IH}$	Logic "1" input voltage	$V_{CC} = 10 \text{ V}$ to $20 \text{ V}$	2.5	---	---	V
$V_{IL}$	Logic "0" input voltage		---	---	0.8	
$V_{OH}$	High level output voltage, $V_{BIAS} - V_O$	$I_O = 20 \text{ mA}$	---	---	0.2	
$V_{OL}$	Low level output voltage, $V_O$		---	0.06	0.15	
$I_{LK}$	Offset supply leakage current	$V_B = V_S = 600 \text{ V}$	---	---	50	$\mu\text{A}$
$I_{QBS}$	Quiescent $V_{BS}$ supply current	$V_{IN} = 0 \text{ V}$	20	60	95	
$I_{QCC}$	Quiescent $V_{CC}$ supply current		140	300	600	
$I_{IN+}$	Logic "1" input bias current	$HIN=LIN = 5 \text{ V}$	---	29	45	
$I_{IN-}$	Logic "0" input bias current	$HIN=LIN = 0 \text{ V}$	---	---	5	
$V_{BSUV+}$	$V_{BS}$ supply undervoltage positive going threshold		8	8.9	9.8	V
$V_{BSUV-}$	$V_{BS}$ supply undervoltage negative going threshold		7.4	8.2	9	
$V_{CCUV+}$	$V_{CC}$ supply undervoltage positive going threshold		8	8.9	9.8	V
$V_{CCUV-}$	$V_{CC}$ supply undervoltage negative going threshold		7.4	8.2	9	
$I_{O+}$	Output high short circuit pulsed current <sup>1</sup>	$V_O = 0 \text{ V}$ , $V_{IN} = \text{Logic "1"}$ , $PW \leq 10 \mu\text{s}$	1.5	2.5		A
$I_{O-}$	Output low short circuit pulsed current <sup>1</sup>	$V_O = 15 \text{ V}$ , $V_{IN} = \text{Logic "0"}$ , $PW \leq 10 \mu\text{s}$	2	3.0		

1) only bench test

## SWITCHING AND TIMING RELATIONSHIPS

The relationships between the input and output signals of the SiLM2186-AQ are illustrated Figure 1 and Figure 2. These figures show the definitions of several timing parameters (i.e.,  $t_{on}$ ,  $t_{off}$ ,  $t_r$ , and  $t_f$ ) associated with this device.




Figure 1. Input/Output Timing Diagram




Figure 2. Switching Time Waveform




Figure 3. Delay Matching Waveform

**PACKAGE CASE OUTLINES**




Figure 4. SOP8 Outline Dimensions

## REVISION HISTORY

Note: page numbers for previous revisions may differ from page numbers in current version

Page or Item	Subjects (major changes since previous revision)
<b>Rev 1.0 Datasheet, 2024-11-26</b>	
Whole document	Initial datasheet release